

CLAIMS

What is claimed is:

- 1 1. A carry/majority circuit, comprising:
2 a plurality of differential transistor pairs coupled in parallel
3 with each pair coupled on a first output end of said differential
4 transistor pairs forming a respective leg and a second output end
5 of said differential transistor pairs forming a pair of output nodes,
6 wherein said differential transistor pairs have a single parallel
7 gated level;
8 a pair of resistors coupled in parallel with a first end
9 coupled to said differential transistor pairs at said respective
10 output nodes; and
11 wherein current is steered through said leg of said
12 differential transistor pairs having a higher input voltage.
13
1 2. The carry circuit according to claim 1, wherein a second
2 end of said resistors are coupled to a ground and each said
3 leg is coupled to a negative voltage supply.
4
1 3. The carry circuit according to claim 1, wherein a second
2 end of said resistors are coupled to a positive voltage
3 supply and each said leg is coupled to a ground.
1
1 4. The carry circuit according to claim 1, wherein each
2 transistor of said differential transistor pairs is selected
3 from the group consisting of: bipolar transistors, field effect
4 transistors, metal oxide semiconductor field effect
5 transistors, and insulated gate bipolar transistors.
6
1 5. The carry circuit according to claim 1, wherein said pair of
2 resistors are matched.

3

1

2

3

4

5

1

2

3

4

5

1

2

3

1

2

3

4

1

2

3

4

5

6

1

2

3

4

1

2

3

6. The carry circuit according to claim 1, wherein a full differential between said output nodes occurs when all inputs or no inputs of said differential transistor pairs are a logic high.

7. The carry circuit according to claim 1, further comprising a buffer circuit coupled to said output nodes to provide a full differential between said output nodes regardless of inputs to said differential transistor pairs.

8. The carry circuit according to claim 7, wherein said buffer circuit is coupled to a clock.

9. The carry circuit according to claim 1, wherein a voltage level of said output nodes is calculated as the sum of said current multiplied by a resistance value of said resistor.

10. An accumulator architecture, comprising:
a carry section wherein said carry section operates as a single-level parallel-gated logic;
a latch section coupled to said carry section; and
at least one clock coupled to latch section.

11. The accumulator according to claim 10, wherein said carry section comprises a plurality of differential transistor pairs coupled in parallel.

12. The accumulator according to claim 10, wherein said carry section comprises a plurality of single ended input transistors coupled in parallel.

4

1 13. The accumulator according to claim 10, wherein said
2 accumulator architecture is two gated levels.

3

1 14. The accumulator according to claim 10, further comprising
2 a buffer circuit coupled to said pair of output nodes.

3

1 15. The accumulator according to claim 10, wherein said
2 accumulator operates at a rate of at least 30GHz.

3

1 16. The accumulator according to claim 10, wherein said
2 accumulator is fabricated by an indium phosphide (InP)
3 heterojunction bipolar transistor (HBT) process.

4

1 17. A direct digital synthesizer, comprising:
2 a digital signal processor which generates a set of
3 instructions;

4 an adder-accumulator that processes stored waveform data
5 with said instructions and generates phase data, wherein said
6 adder-accumulator includes a carry circuit having a single level
7 parallel gated design with an integrated latch circuit;

8 a clock coupled to said adder-accumulator and said digital
9 signal processor;

10 A phase to amplitude converter that processes said phase
11 data that produces digitized waveform; and

12 a digital to analog converter that takes said digitized
13 waveform and produces an analog synthesized output.

14

1 18. The synthesizer according to claim 17, further comprising a
2 filter coupled to said digital to analog converter and an
3 amplifier coupled to said filter.
4

1 19. The synthesizer according to claim 17, wherein said adder-
2 accumulator further comprises a sum circuit with three
3 series gated levels.
4

1 20. The synthesizer according to claim 17, wherein said carry
2 circuit comprises a plurality of differential transistor pairs.
3